

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 03/07/2006

APPLICATION NO	. F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/044,185	10/044,185 01/09/2002		David B. Kramer	KRAMER 2-1-3	9779
47394	7590	03/07/2006		EXAMINER	
HITT GA	•		MATTIS, JASON E		
PO BOX 8		OGIES INC.		ART UNIT	PAPER NUMBER
RICHARD	SON, TX	75083		2665	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	 ₩¬				
	10/044,185	KRAMER ET AL.	,				
Office Action Summary	Examiner	Art Unit					
	Jason E. Mattis	2665					
The MAILING DATE of this communication ap		th the correspondence address	5				
Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING I - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNIC .136(a). In no event, however, may a red d will apply and will expire SIX (6) MON te, cause the application to become AB	CATION. eply be timely filed THS from the mailing date of this communication ANDONED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on							
2a) This action is FINAL . 2b) ⊠ Th	is action is non-final.		,				
	• • • • • • • • • • • • • • • • • • • •						
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D.	. 11, 453 O.G. 213.					
Disposition of Claims							
4)⊠ Claim(s) <u>1-20</u> is/are pending in the applicatio	n.						
4a) Of the above claim(s) is/are withdr							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-20</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and	or election requirement.						
Application Papers							
9) The specification is objected to by the Examir	ner.						
10) The drawing(s) filed on is/are: a) □ ac		by the Examiner.					
Applicant may not request that any objection to th	e drawing(s) be held in abeyar	nce. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the corre	•	• •					
11) The oath or declaration is objected to by the E	Examiner. Note the attached	d Office Action or form PTO-15	52.				
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of:	ın priority under 35 U.S.C. §	; 119(a)-(d) or (f).					
1. Certified copies of the priority docume	nts have been received.						
2. Certified copies of the priority docume		pplication No					
3. Copies of the certified copies of the pri	ority documents have been	received in this National Stag	e				
application from the International Bure	au (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a lis	st of the certified copies not	received.					
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) s)/Mail Date					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/06 Paper No(s)/Mail Date	┌─ ──	nformal Patent Application (PTO-152)	1				

Art Unit: 2665

DETAILED ACTION

Claim Objections

1. Claims 5, 12, 16, and 19 are objected to because of the following informalities:

Claims 5, 12, and 19 each contain the limitations "said first input", "said first output", "said second input", "said second output", "said third input", and "said third output"; however, there is no prior mention of these specific inputs or outputs in the claims. It is recommended that these claims be amended to remove each occurrence of the word "said" and replace it with the word "a".

Claim 16 contains the limitation "a routing switch processor that process said packet". It is recommended that the word "process" be changed to "processes".

It is also recommended that the remaining claims be checked to make sure that no other typos, spelling errors, or grammar mistakes are present in the claims.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2665

3. Claims 1-4, 6-11, 13-18, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dell et al. (U.S. Publication US 2002/0085578 A1) in view of Krishna et al. (U.S. Publication US 2001/0050916 A1).

With respect to claims 1 and 8, Dell et al. discloses a non-blocking crossbar switch and method of operating a non-blocking crossbar switch (See the abstract of Dell et al. for reference to crossbar devices and the method of operating the crossbar devices). Dell et al. also discloses inputs and outputs with each output having a destination FIFO buffer and a number of crossbar FIFO buffers corresponding to inputs (See page 3 paragraphs 48-49, page 8 paragraph 107, and Figures 2 and 10 of Dell et al. for reference to crossbar device 206 having inputs connecting to ingress line cards 202 and outputs connecting to egress line cards 210 and for reference to each of the outputs ports having a corresponding FIFO queue, which is a FIFO buffer, and for reference to also having a number of routing FIFO queues, which are crossbar FIFO buffers, corresponding to inputs). Dell et al. further discloses a scheduler configured to cause a packet to be transmitted from one of the inputs toward one of the outputs only when both the destination FIFO buffer associated therewith and an interposing one of the crossbar FIFO buffers are available to contain the packet (See pages 8-9 paragraphs 111-120, pages 9-10 paragraphs 128-137, and Figures 12 and 15-16 of Dell et al. for reference to input devices receiving grants to transmit cells, which are packets, only when there is no back-pressure in corresponding FIFO queues meaning that a packet is transmitted toward the output only when all queues are available to contain

Control Harrison: 10/011,10

Art Unit: 2665

the packet). Although Dell et al. does disclose that the number of inputs, outputs, and queues associated with the inputs and outputs is programmable and changeable depending on system requirements (See pages 6-8 paragraphs 93-104 of Dell et al. for reference to this programmability), Dell et al. does not specifically disclose that there are n inputs and n outputs with each output having n crossbar FIFO buffers.

With respect to claim 15, Dell et al. discloses a multi-channel network line card for packet-based networks (See pages 3-4 paragraphs 47-53 and Figures 2-3 of Dell et al. for reference to line cards 202). Dell et al. also discloses at least three physical interfaces (See pages 3-4 paragraphs 47-53 and Figures 2-3 of Dell et al. for reference to line cards 302 having at least 2 physical interfaces). Dell et al. further discloses network processors that convert a packet between protocols with the network processors coupled to corresponding ones of the interfaces (See page 6 paragraphs 91-92 of Dell et al. for reference to the system having protocol independence by using network processors on the line cards to convert packets into a common protocol for use in the system). Dell et al. also discloses a non-blocking crossbar coupled to the network processors and physical interfaces (See pages 3-4 paragraphs 47-53 and Figures 2-3 of Dell et al. for reference to a crossbar 206 being coupled to the line cards). Dell et al. also discloses inputs and outputs with each output having a destination FIFO buffer and a number of crossbar FIFO buffers corresponding to inputs (See page 3 paragraphs 48-49, page 8 paragraph 107, and Figures 2 and 10 of Dell et al. for reference to crossbar device 206 having inputs connecting to ingress line cards 202 and outputs connecting to egress line cards 210 and for reference to each of the outputs ports having a

Art Unit: 2665

corresponding FIFO queue, which is a FIFO buffer, and for reference to also having a number of routing FIFO gueues, which are crossbar FIFO buffers, corresponding to inputs). Dell et al. further discloses a scheduler configured to cause a packet to be transmitted from one of the inputs toward one of the outputs only when both the destination FIFO buffer associated therewith and an interposing one of the crossbar FIFO buffers are available to contain the packet (See pages 8-9 paragraphs 111-120, pages 9-10 paragraphs 128-137, and Figures 12 and 15-16 of Dell et al. for reference to input devices receiving grants to transmit cells, which are packets, only when there is no back-pressure in corresponding FIFO queues meaning that a packet is transmitted toward the output only when all queues are available to contain the packet). Although Dell et al. does disclose that the number of inputs, outputs, and queues associated with the inputs and outputs is programmable and changeable depending on system requirements (See pages 6-8 paragraphs 93-104 of Dell et al. for reference to this programmability), Dell et al. does not specifically disclose that there are n inputs and n outputs with each output having n crossbar FIFO buffers.

With respect to claims 1, 8, and 15, Krishna et al., in the field of communications, discloses a crossbar having n inputs and n outputs with each output having n crossbar FIFO buffers (See page 4 paragraph 53 and Figure 1 of Krishna et al. for reference to a crossbar having an equal number of inputs and outputs with each output having a corresponding output queue, or destination FIFO buffer, and n corresponding virtual output queues, or crossbar FIFO buffers). A crossbar having n inputs and n outputs with each output having n crossbar FIFO buffers has the advantage of allowing a

Art Unit: 2665

destination FIFO buffer separate access to packets from each input such that packets may be sent to their destination in the most efficient manner order.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Krishna et al., to combine a crossbar having n inputs and n outputs with each output having n crossbar FIFO buffers, as suggested by Krishna et al., with the system and method of Dell et al., with the motivation being to allow a destination FIFO buffer separate access to packets from each input such that packets may be sent to their destination in the most efficient manner order.

With respect to claims 2-3, 9-10, and 17, Dell et al. discloses that the inputs and outputs are selected based on priority thereof (See page 10 paragraphs 145-153 for reference to selecting both inputs and outputs based on priorities of the inputs and outputs).

With respect to claims 4, 11, and 18, Dell et al. discloses that the inputs are coupled to different types of packet based fabrics (See page 2 paragraphs 11-12 and page 6 paragraphs 91-92 of Del et al. for reference to the system being protocol independent, meaning it supports connections to various packet based fabrics such as IP, ATM, and MPLS).

With respect to claims 6-7, 13-14, and 20, Dell et al. discloses an arbiter to select one of the crossbar FIFO buffers based upon packet priority and transfer a packet to the destination FIFO buffer (See page 8 paragraph 107 and page 10 paragraphs 145-153 of Dell et al. for reference to a arbiter selecting which bid to accept for transfer of a packet to an output FIFO queue and for reference to selecting a based on packet priority)

Art Unit: 2665

With respect to claim 16, Dell et al. discloses a fast pattern processor that receives, analyzes, and classifies the packet (See page 8 paragraph 106 and page 12 paragraph 174 of Dell et al. for reference to a line card receiving packets, analyzing the packets, and classifying the packets based on type, priority, etc.). Dell et al. also discloses a routing switch processor that processes the packet, performs traffic management, and converts the packet into an appropriate protocol (See page 6 paragraphs 91-92 of Dell et al. for reference to the network processor processing the packet by performing traffic management and by converting the packet into an appropriate protocol).

4. Claims 5, 12, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dell et al. in view of Krishna et al. as applied to claims 1-4, 6-11, 13-18, and 20 above, and further in view of Chen et al. (U.S. Pat. 6975638 B1).

With respect to claims 5, 12, and 19, although Dell et al. does disclose connecting inputs and outputs to various types of networks (See page 2 paragraphs 11-12 and page 6 paragraphs 91-92 of Del et al. for reference to the system being protocol independent, meaning it supports connections to various packet based fabrics such as IP, ATM, and MPLS), the combination of Dell et al. and Krishna et al. does not disclose connecting the inputs and outputs to a SONET network and two Ethernet networks.

With respect to claims 5, 12, and 19, Chen et al. discloses a crossbar switch with inputs connected to Gigabit Ethernet networks and a SONET network (See column 5 lines 7-18 and Figure 3 of Chen et al. for reference to a crossbar switching having

Art Unit: 2665

on/control Number: 10/044, 10

inputs connected to Gigabit Ethernet networks and a SONET network). A crossbar switch with inputs connected to Gigabit Ethernet networks and a SONET network has the advantage of allowing the switch to transfer packet from both SONET and Ethernet network, which are highly used packet protocol networks.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Chen et al., to combine a crossbar switch with inputs connected to Gigabit Ethernet networks and a SONET network, as suggested by Chen et al., with the system and method of Dell et al. and Krishna et al., with the motivation being to allow the switch to transfer packet from both SONET and Ethernet network, which are highly used packet protocol networks.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jason E. Mattis whose telephone number is (571) 272-3154. The examiner can normally be reached on M-F 8AM-4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Huy Vu can be reached on (571) 272-3155. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Page 9

Application/Control Number: 10/044,185

Art Unit: 2665

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

jem

HUY D. VU

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600